

PRAYAS

JEE 2025



ATDB.uno

Lecture - 01

Physics

Semiconductor



By- Saleem Ahmed Sir



Topics *to be covered*


1 Logic Gates

ATDB.uno

2

3

4



ATDB.uno

1 → ON switch, High signal, +5V
0 → OFF switch, Low signal, +0V

ATDB.uno

Boolean Algebra

+, -, ×, ÷, %

ATDB.uno

Boolean Algebra

OR

$$A + B = Y$$

$$* \quad 0 + 0 = 0$$

$$* \quad 0 + 1 = 1$$

$$* \quad 1 + 0 = 1$$

$$* \quad 1 + 1 = 1$$

AND $\equiv A \cdot B = Y$

$$* \quad 0 \cdot 1 = 0$$

$$* \quad 1 \cdot 0 = 0$$

$$* \quad 0 \cdot 0 = 0$$

$$* \quad 1 \cdot 1 = 1$$

ATDB.uno

$$* \quad A + 1 = 1$$

$$* \quad A + 0 = A$$

$$* \quad A \cdot 0 = 0$$

$$* \quad A \cdot 1 = A$$

$$* \quad \overline{1} = 0$$

$$* \quad \overline{0} = 1$$

$$* \quad Y = A \Rightarrow \overline{Y} = \overline{A}$$

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$(A + B) \cdot (C + D) = A \cdot C + A \cdot D + B \cdot C + B \cdot D$$

$$* \quad A + B = B + A$$


$$* \quad (A + B) + C = A + (B + C)$$

$$* \quad A + \overline{A} = 1$$

$$* \quad A \cdot \overline{A} = 0$$

$$* \quad A + A = A$$

$$* \quad A \cdot A = A$$



Q Simplify the following boolean expression

$$\textcircled{1} A \cdot (A+B) = A \cdot A + A \cdot B = A + A \cdot B = A(1+B) = A \cdot 1 = A$$

$$\textcircled{2} A \cdot (\bar{A} + B) = A \cdot \bar{A} + A \cdot B = 0 + A \cdot B = AB$$

$$\textcircled{3} (A+B) \cdot (\bar{A} + \bar{B}) = A \cdot \bar{A} + A \cdot \bar{B} + B \cdot \bar{A} + B \cdot \bar{B} = A \cdot \bar{B} + B \cdot \bar{A}$$

$$\textcircled{4} (A + \bar{B}) \cdot (\bar{A} + B) = AB + \bar{B} \cdot \bar{A}$$

$$\textcircled{5} \quad \overline{\overline{A}} = A$$

$$\textcircled{6} \quad \overline{A+B} = \overline{x+y} = \overline{x} \cdot \overline{y} = \overline{\overline{A}} \cdot \overline{\overline{B}} = A \cdot B$$

$$\textcircled{7} \quad \overline{A \cdot B} = \overline{x \cdot y} = \overline{x} + \overline{y} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

ATDB.uno

$$\begin{aligned} \textcircled{8} \quad (A+B) \cdot (A+C) &= A + AC + BA + B \cdot C \\ &= A(1+C+B) + B \cdot C \\ &= A \cdot 1 + B \cdot C \\ &= A + BC \end{aligned}$$

$$\textcircled{9} \quad Y = A\overline{B} + \overline{A}B \quad \Rightarrow \text{XOR}$$

find \overline{Y}

$$\overline{Y} = \overline{A\overline{B} + \overline{A}B} = \overline{x+y} = \overline{x} \cdot \overline{y}$$

$$\overline{Y} = \overline{A\overline{B}} \cdot \overline{\overline{A}B} = (\overline{A+B}) \cdot (\overline{\overline{A}+B})$$


$$= (\overline{A+B}) \cdot (A+\overline{B})$$

$$= 0 + \overline{A} \cdot \overline{B} + B \cdot A + 0$$

$$= AB + \overline{A} \cdot \overline{B} \quad \Rightarrow \text{XNOR}$$



$$Q_1 \quad A \cdot (A+B) = A + AB = A(1+B) = A \cdot 1 = A$$

$$Q_2 \quad A \cdot (\bar{A} + B) = A \cdot \bar{A} + A \cdot B = 0 + A \cdot B = AB$$




ATDB.uno

Q $(A+B) \cdot (A+C) =$ \longrightarrow $A + AC + AB + BC$
 $= A(1+c+B) + BC = A + BC$




*

$$A \cdot (B+C) + (\bar{A} \cdot B) \oplus (A \cdot \bar{B})$$



ATDB.uno



$$Y = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}} = A \cdot B$$

$$\overline{(A+B) \cdot B} = \overline{AB + B} = \overline{B}$$


$$\overline{(A+B) \cdot B}$$

$$= \overline{\overline{A+B}} + \overline{B}$$

$$= \overline{\overline{A} \cdot \overline{B}} + \overline{B} = (\overline{\overline{A}} + \overline{\overline{B}}) + \overline{B} = (A + B) + \overline{B} = \overline{B}$$


$$\overline{A} + \overline{B}$$

OR Gate



A	B	Y = A + B
0	0	0
0	1	1
1	0	1
1	1	1

AND Gate




ATDB.uno


A	B	Y = A · B
0	0	0
0	1	0
1	0	0
1	1	1



ATDB.uno





NOT Gate (Reverse) / Invert



A	Y = \bar{A}
0	1
1	0



NOR Gate



A	B	(OR) A+B	(NOR) Y = $\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


ATDB.uno

NAND Gate




A	B	A · B	$\overline{A \cdot B} = Y$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

XOR Gate // EXOR gate



A	B	$A \overline{B}$	$\overline{A} B$	$\overline{A} B + A \overline{B} = Y$
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

EXNOR Gate / XNOR




A	B	$Y = AB + \bar{A}\bar{B}$
0	0	1
0	1	0
1	0	0
1	1	1



ATDB.uno



$$\begin{aligned} Y &= \overline{A\bar{B} + \bar{A}B} \equiv \overline{\text{EXOR}} \equiv \text{ENOR} \\ &= \overline{A\bar{B}} \cdot \overline{\bar{A}B} \\ &= (\bar{A} + \bar{\bar{B}}) \cdot (\bar{\bar{A}} + \bar{B}) \\ &= (\bar{A} + B) \cdot (A + \bar{B}) \\ &= 0 + \bar{A}\bar{B} + BA + 0 \\ &= AB + \bar{A}\bar{B} \end{aligned}$$

ATDB.uno



ATDB.uno






$Y = \bar{A} + AB$

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	1



③



≡



④



ATDB.uno


*
⑤



like NOT



NOR

⑥




like NOT

NAND




9



$$\begin{aligned}
 Y &= \overline{x} + \overline{y} \\
 &= \overline{\overline{A \cdot B}} + \overline{\overline{A \cdot B}} = A \cdot B
 \end{aligned}$$

ATDB.uno


$$\begin{aligned}
 Y &= \overline{\overline{A \cdot B}} \cdot \overline{\overline{A \cdot B}} \\
 &= \overline{\overline{A \cdot B}} = A \cdot B
 \end{aligned}$$



ATDB.uno



4-8 lines P40



$$\overline{A \cdot \overline{A \cdot B}} = \overline{A} + \overline{\overline{A \cdot B}} = \overline{A} + A \cdot B$$

EXOR

$$Y = (\overline{A} + A \cdot B) \cdot (\overline{B} + A \cdot B)$$


$$= \overline{(\overline{A} + A \cdot B)} + \overline{(\overline{B} + A \cdot B)}$$

$$= \overline{\overline{A}} \cdot \overline{A \cdot B} + \overline{\overline{B}} \cdot \overline{A \cdot B}$$

$$= A \cdot (\overline{A} + \overline{B}) + B \cdot (\overline{A} + \overline{B})$$


$$= 0 + A \cdot \overline{B} + B \cdot \overline{A} + 0$$

$$= A \cdot \overline{B} + B \cdot \overline{A} \equiv \text{EXOR}$$



ATDB.uno

Universal gate



NOR

→ NOT, EXOR, EXNOR, OR, AND

NAND

→ NOT, EXOR, ENOR, AND, OR

ATDB.uno



ATDB.uno




ATDB.uno



NAND


OR




$$Y = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

ATDB.uno

OR





ATDB.uno

AND



$$\overline{A\bar{B} + \bar{A}B} = ?$$

$$= \overline{A\bar{B}} \cdot \overline{\bar{A}B}$$


$$= (\bar{A} + \bar{\bar{B}}) \cdot (\overline{\bar{A}} + \bar{B})$$

ATDB.uno


$$= (\bar{A} + B) \cdot (A + \bar{B})$$

$$= 0 + \bar{A} \cdot \bar{B} + AB + 0$$

$$= AB + \bar{A} \cdot \bar{B}$$



Q write actual logical expression





Summary of logic gates





Names	Symbol	Boolean Expression	Truth table	Electrical analogue	Circuit diagram (Practical Realisation)
-------	--------	--------------------	-------------	---------------------	---

OR



$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1





AND



$$Y = A \cdot B$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1






Summary of logic gates




Names	Symbol	Boolean Expression	Truth table	Electrical analogue	Circuit diagram (Practical Realisation)
-------	--------	--------------------	-------------	---------------------	---

NOT
Inverter



$$Y = \bar{A}$$

A	Y
0	1
1	0




NOR
(OR
+ NOT)



$$Y = \overline{A + B}$$

ATDB.uno

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0




NAND
(AND +
NOT)



$$Y = \overline{A \cdot B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0






Summary of logic gates



Names	Symbol	Boolean Expression	Truth table	Electrical analogue	Circuit diagram (Practical Realisation)
-------	--------	--------------------	-------------	---------------------	---

XOR
(Exclusive OR)



$$Y = A \oplus B$$


or

$$Y = \bar{A}.B + A\bar{B}$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

ATDB.uno

XNOR
(Exclusive NOR)



$$Y = A \odot B$$

or

$$Y = A.B + \bar{A}\bar{B}$$

or



$$Y = \overline{A \oplus B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

QUESTION



The logic circuit shown below has the input wave forms 'A' and 'B' as shown. Pick out the correct output waveform. Output is: **[AIEEE-2009]**




ATDB.uno

1



2



3



4



Ans. (1)

QUESTION



The following figure shows a logic gate circuit with two input A and B output C. The voltage waveforms of A, B and C are as shown in second figure below. The logic gate is:



- 1 OR gate
- 2 NAND gate
- 3 AND gate
- 4 NOR gate



Ans. (3)

QUESTION

Which of the following gates will have an output of 1:



ATDB.uno

Ans. (3)




QUESTION



Which of the following circuits correctly represents the following truth table?

[JEE-Main Online-2013]

A	B	C
<u>0</u>	<u>0</u>	<u>0</u>
0	1	0
1	0	1
1	1	0



ATDB.uno




Ans. (4)

QUESTION

To get an output of 1 from the circuit shown in figure the input must be :-

[JEE-Main Online-2016]

- 1** $a = 1, b = 0, c = 1$
- 2** $a = 1, b = 0, c = 0$
- 3** $a = 0, b = 1, c = 0$
- 4** $a = 0, b = 0, c = 1$



ATDB.uno


Ans. (1)

QUESTION

The combination of gates shown below yields.

[AIEEE-2010]

- 1 XOR gate
- 2 NAND gate
- 3 OR gate
- 4 NOT gate



ATDB.uno

Ans. (3)




QUESTION

If a, b, c, d are inputs to a gate and x is its output, then as per the following time graph, the gate is: [JEE Main-2016]

- 1 NAND
- 2 NOT
- 3 AND
- 4 OR

$d = 0101010101$
 $c = 0110011001$
 $b = 0001111000$
 $a = 0000000011$
 o/p = 0111111111
 OR





Ans. (4)

QUESTION



Which of the following gives a reversible operation?

[JEE Main-2020]



ATDB.uno

Ans : (2)



QUESTION

S →

Identify the operation performed by the circuit given below:

[JEE Main-2020]

- 1** AND
- 2** NAND
- 3** OR
- 4** NOT


$$\overline{\overline{A} + (\overline{B} + \overline{C})}$$

$$= \overline{\overline{A}} \cdot (\overline{\overline{B} + \overline{C}})$$

$$= A \cdot (\overline{\overline{B} \cdot \overline{C}})$$

$$= A \cdot B \cdot C$$

ATDB.uno



Ans : (1)



QUESTION

JISATS.




Identify the correct output signal Y in the given combination of gates (as shown) for the given inputs A and B. [JEE Main-2020]

$$Y = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$



~~1~~




OR


~~2~~



3



~~4~~




Ans : (3)

QUESTION



The logic circuit shown above is equivalent to : **[JEE Main-2021]**




$$\overline{A + \overline{B}} = \overline{\overline{A} \cdot \overline{\overline{B}}} = \overline{\overline{A} \cdot B} = \overline{\overline{A}} + \overline{B} = A + \overline{B}$$


1




2



3



~~**4**~~




Ans : (4)

QUESTION



In the logic circuit shown in the figure, if input A and B are 0 to 1 respectively, the output at Y would be 'x'. The value of x is _____. **[JEE Main-2021]**

ATDB.uno



Ans : (0)


QUESTION



The following logic gate is equivalent to:

[JEE Main-2021]

- 1 NOR Gate
- 2 OR Gate
- 3 AND Gate
- 4 NAND Gate



ATDB.uno


$$\overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

Ans : (1)

QUESTION

The output of the given combination gates represents:

[JEE Main-2021]



1 XOR Gate

2 NAND Gate

3 AND Gate

4 NOR Gate

ATDB.uno

Ans : (2)

QUESTION



Identify the logic operation carried out by the given circuit:

[JEE Main-2021]

1 OR

2 AND

3 NOR

4 NAND

$$Z = \overline{A} \cdot \overline{B}$$


$$\overline{Z} = \overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

$$\overline{Z} = A + B$$

$$Z = \overline{A + B}$$

ATDB.uno
= A + B

NOR




Ans : (3)

QUESTION

Identify the logic operation carried out.

[JEE Main-2021]

- 1** OR
- 2** AND
- 3** NOR
- 4** NAND



ATDB.uno


Ans : (2)

QUESTION



Find the truth table for the function Y of A and B represented in the following figure. **[JEE Main-2021]**

$A = 0$
 $B = 0$ } $\textcircled{1}$



~~$\textcircled{1}$~~

A	B	Y
0	0	$\textcircled{0}$
0	1	1
1	0	0
1	1	0

$\textcircled{2}$ ✓

A	B	Y
0	0	<u>1</u>
0	1	0
1	0	1
1	1	1

~~$\textcircled{3}$~~

A	B	Y
0	0	$\textcircled{0}$
0	1	0
1	0	0
1	1	1

~~$\textcircled{4}$~~

A	B	Y
0	0	$\textcircled{0}$
0	1	1
1	0	1
1	1	1

Ans : (2)

QUESTION



In the following logic circuit the sequence of the inputs A, B are (0, 0), (0, 1), (1, 0) and (1, 1). The output Y for this sequence will be:

[JEE Main-2021]


1 1, 0, 1, 0

2 ~~0, 1, 0, 1~~

3 1, 1, 1, 0

4 ~~0, 0, 1, 1~~

ATDB.uno




Ans : (3)

QUESTION

Identify the logic operation performed by the given circuit:

[JEE Main-2022]

- 1** AND gate
- 2** OR gate
- 3** NOR gate
- 4** NAND gate



ATDB.uno

Ans : (1)


QUESTION

A logic gate circuit has two input A and B and Y. The voltage waveforms of A, B and Y are shown below The logic gate circuit is:

[JEE Main-2022]

- 1** AND gate
- 2** OR gate
- 3** NOR gate
- 4** NAND gate

ATDB.uno




Ans : (1)

QUESTION



Identify the correct Logic Gate for the following output (Y) of two inputs A and B.

[JEE Main-2022]



ATDB.uno

1



2



3



4




Ans : (2)

QUESTION



For the given logic gates combination, the correct truth table will be:

[29 January 2023 - Shift 2]



ATDB.uno

1

A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

2

A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

3

A	B	X
0	0	1
0	1	0
1	0	1
1	1	0

4



A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

Ans : (2)

QUESTION




The output waveform of the given logical circuit for the following inputs A and B as shown below, is: **[30 January 2023 - Shift 1]**




1




2



3



4




Ans : (4)



QUESTION

The output Y for the inputs A and B of circuit is given by. True table of the shown circuit is: **[30 January 2023 - Shift 2]**



1

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

2

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

3

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

4

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0





Ans : (4)



QUESTION

For the logic circuit shown, the output waveform at Y is

[08 April 2023 - Shift 1]



ATDB.uno

Ans : (1)

QUESTION




The logic performed by the circuit shown in figure is equivalent to:

[11 April 2023 - Shift 1]

- 1 AND
- 2 NOR
- 3 OR
- 4 NAND

$$\overline{\overline{A} + \overline{B}}$$

ATDB.uno




Ans : (1)

QUESTION

The logic operations performed by the given digital circuit is equivalent to:

[11 April 2023 – Shift 2]

- 1** NOR
- 2** AND
- 3** OR
- 4** NAND




Ans : (2)

QUESTION



For the following circuit and given inputs A and B , choose the correct option for output ' Y '
[13 April 2023 - Shift 1]




ATDB.uno






1




2



ATDB.uno

3



4



Ans : (1)




QUESTION


The output from a NAND gate having inputs A and B given below will be:

[13 April 2023 - Shift 2]


1




2




3



4



ATDB.uno



1 1 .

Ans : (2)

QUESTION



The truth table of the given circuit diagram is:

[27 Jan. 2024 - Shift 2]

1

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

2

A	B	Y
<u>0</u>	<u>0</u>	<u>0</u>
0	1	1
1	0	1
<u>1</u>	<u>1</u>	<u>0</u>

ATDB.uno



3

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

4

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Ans : (2)

QUESTION



Identify the logic operation performed by the given circuit.


[31 Jan. 2024 - Shift 1]

1 NAND

2 NOR

3 OR

4 AND



Ans : (3)

QUESTION



The output of the given circuit diagram is:

[31 Jan. 2024 - Shift 2]

1

A	B	Y
0	0	0
1	0	0
0	1	0
1	1	1

2

A	B	Y
0	0	0
1	0	1
0	1	1
1	1	0


ATDB.uno

3

A	B	Y
0	0	0
1	0	0
0	1	0
1	1	0

4

A	B	Y
0	0	0
1	0	0
0	1	1
1	1	0



Ans : (3)

QUESTION



Identify the logic gate given in the circuit:

[04 Apr. 2024 - Shift 2]

- 1 NAND-gate
- 2 AND-gate
- 3 NOR-gate
- 4 OR-gate




Ans : (4)

QUESTION

The output (Y) of logic circuit given below is 0 only when:

[05 Apr. 2024 - Shift 2]

- 1** $A = 1, B = 0$
- 2** $A = 0, B = 1$
- 3** $A = 0, B = 0$
- 4** $A = 1, B = 1$



Ans : (3)

QUESTION



The correct truth table for the following logic circuit is:

[06 Apr. 2024 - Shift 1]

1

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	1

2

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

ATDB.uno



3

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0

~~**4**~~

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Ans : (1)

QUESTION



The output Y of following circuit for given inputs is:

[08 Apr. 2024 - Shift 1]

1 $A \cdot B(A + B)$

2 ~~0~~

3 $\bar{A} \cdot B$


4 $A \cdot B$

$$(A + \bar{B}) \cdot (\bar{A} \cdot B)$$

$$= A \cdot (\bar{A} \cdot B) + \bar{B} \cdot (\bar{A} \cdot B)$$

$$= 0 + 0$$

ATDB.uno



Ans : (2)


QUESTION



In the truth table of the above circuit the value of X and Y are:

[09 Apr. 2024 - Shift 2]

- 1 0, 0
- 2 1, 1
- 3 1, 0
- 4 0, 1




A	B	E
0	0	0
0	1	X
1	0	Y
1	1	0

Ans : (2)

QUESTION



Write a truth table for the circuit in figure, including the states at C, D, E, F and G.



Ans.

A	B	C	D	E	F	G
0	0	1	1	0	0	1
0	1	1	0	0	1	0
1	0	0	1	1	0	0
1	1	0	0	0	0	1

QUESTION



A system of four gates is set up as shown. The 'truth table' corresponding to this system is:

[JEE-Main Online-2013]

1

A	B	Y
0	0	0
0	1	0
1	0	1
1	1	1

2


A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0

3

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

4

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



Ans. (4)

QUESTION



Truth table for system of four NAND gates as shown in figure is:

[AIEEE-2012]

1

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0

2

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


ATDB.uno

3

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

4

A	B	Y
0	0	0
0	1	0
1	0	1
1	1	1



Ans. (3)

QUESTION




In the given circuit, value of Y is:

[JEE Main-2020]

- 1 will not execute
- 2 0
- 3 toggles between 0 and 1
- 4 1

ATDB.uno



Ans : (2)


QUESTION



In the following digital circuit, what will be the output at 'Z', when the input (A, B) are (1, 0), (0, 0), (1, 1), (0, 1):

[JEE Main-2020]

- 1 1, 0, 1, 1
- 2 0, 1, 0, 0
- 3 0, 0, 1, 0
- 4 1, 1, 0, 1



Ans : (3)

QUESTION




Draw the output signal Y in the given combination of gates:

[JEE Main-2021]

1




2





3



4



ATDB.uno



$$= \overline{\overline{A} + B} = \overline{\overline{A}} \cdot \overline{B} = \overline{A} \cdot \overline{B}$$

Ans : (4)

QUESTION



The truth table for the following logic circuit is :

[JEE Main-2021]



1

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

2

ATDB.uno

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

3

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0

4


A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

Ans : (2)

QUESTION



Four NOR gates are connected as shown in figure. The truth table for the given figure is:
[JEE Main-2021]



1

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0

2

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

3

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

4

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Ans : (4)

QUESTION



The truth table for this given circuit is:

[29 Jan. 2024 - Shift 2]

1

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

2


A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

3

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

4

A	B	Y
0	0	1
0	1	0
1	0	1
1	1	0



Ans : (2)


QUESTION



Following gates section is connected in a complete suitable circuit. For which of the following combination, bulb will glow (ON):

[05 Apr. 2024 - Shift 1]

- 1 $A = 0, B = 0, C = 0, D = 1$
- 2 $A = 0, B = 1, C = 1, D = 1$
- 3 $A = 1, B = 0, C = 0, D = 0$
- 4 $A = 1, B = 1, C = 1, D = 0$



Ans : (3)



THANK

YOU

ATDB.uno

